

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/710,175 06/23/2004 Han-Chang Kang	REAP0025USA	4174		
27765 7590 08/26/2005	EXAMINER			
NORTH AMERICA INTELLECTUAL PROPERTY CORPORATION	ON NGUYEN,	NGUYEN, LINH M		
P.O. BOX 506		:		
MERRIFIELD, VA 22116	ART UNIT	PAPER NUMBER		
	2816	:		
	DATE MAILED: 08/26/2005	<u>.</u>		

Please find below and/or attached an Office communication concerning this application or proceeding.

				HY		
		Application No.	Applicant(s)			
		10/710,175	KANG ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Linh M. Nguyen	2816			
Period fo	 The MAILING DATE of this communication Reply 	appears on the cover sheet w	ith the correspondence address			
THE N - Extense after S - If the p - If NO - Failure Any re	DRTENED STATUTORY PERIOD FOR REMAILING DATE OF THIS COMMUNICATION Sions of time may be available under the provisions of 37 CFF (SIX (6) MONTHS from the mailing date of this communication. Period for reply specified above is less than thirty (30) days, a period for reply is specified above, the maximum statutory period for reply will, by steply received by the Office later than three months after the mod patent term adjustment. See 37 CFR 1.704(b).	N. R 1.136(a). In no event, however, may a control of the statutory minimum of this right will apply and will expire SIX (6) MON atute, cause the application to become Af	reply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this communication BANDONED (35 U.S.C. § 133).	ion.		
Status						
1)🖾	Responsive to communication(s) filed on 2.	<u>3 June 2004</u> .				
2a)□	This action is FINAL . 2b)⊠ 1	his action is non-final.				
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice unde	er <i>Ex parte Quayl</i> e, 1935 C.D). 11, 453 O.G. 213.			
Dispositio	on of Claims					
5) <u></u> − 6)⊠	Claim(s) <u>1-13</u> is/are pending in the applicat la) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) <u>1-13</u> is/are rejected. Claim(s) is/are objected to.					
	Claim(s) are subject to restriction an	d/or election requirement.				
Application	on Papers					
ד ⊠(10 י ו	The specification is objected to by the Examember The drawing(s) filed on 23 June 2004 is/are. Applicant may not request that any objection to the Replacement drawing sheet(s) including the confirm oath or declaration is objected to by the	: a)⊠ accepted or b)□ obje the drawing(s) be held in abeyar rection is required if the drawing	nce. See 37 CFR 1.85(a). (s) is objected to. See 37 CFR 1.121			
Priority u	nder 35 U.S.C. § 119					
a)[∑ ;	Acknowledgment is made of a claim for fore All b) Some * c) None of: 1. Certified copies of the priority documents. Copies of the certified copies of the priority documents. Copies of the certified copies of the papplication from the International Bursee the attached detailed Office action for a second communication.	ents have been received. ents have been received in A priority documents have been reau (PCT Rule 17.2(a)).	pplication No received in this National Stage			
Attachment(•					
2) 🔲 Notice 3) 🔯 Inform	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449 or PTO/SB/ No(s)/Mail Date 7/21/05,7/26/05.	Paper No(s	Summary (PTO-413) S)/Mail Date nformal Patent Application (PTO-152) 			

DETAILED ACTION

Claims 1-13 are presented in the instant application according to the Applicants' filing on 06/23/2004.

Inventorship

1. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1, 4-5, 7 and 10-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Kameya (U.S. Patent No. 4,829,272).

With respect to claims 1 and 7, Kameya discloses, in Fig. 1, an apparatus and its corresponding method for generating a phase delay comprising a buffer [I] for buffering an input signal and outputting an output signal [3]; a DAC for outputting a control voltage [Vd] corresponding to a digital value representative of a phase delay, and a variable capacitor [Dv]

Application/Control Number: 10/710,175

Art Unit: 2816

coupled to the DAC and the buffer, the capacitance value of the variable capacitor corresponding to the control voltage, wherein by controlling the capacitance value, the apparatus adjusts the phase delay between the input signal and the output signal.

With respect to claims 4 and 11, Kameya discloses, in Fig. 1, that the variable capacitor is a voltage-controlled capacitor.

With respect to claims 5 and 12, Kameya discloses, in Fig. 1, that the voltage-controlled capacitor is a MOS-based voltage-controlled capacitor.

With respect to claim 10, Kameya discloses, in Fig. 1, that the control voltage generating step is implemented by a DAC.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 2-3 and 8-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kameya (U.S. Patent No. 4,829,272).

With respect to claims 2-3 and 8-9, Kameya discloses all of the claimed limitations as expressly recited in claims 1 and 7. Kameya does not explicitly disclose the input signal being a clock signal or a RF signal. However, such a selection of input signal depends largely upon the requirements of device chosen for a specific function which dictate the best suited input signal to yield the optimal result. Therefore, to select the correct input signal for the circuit such as Kameya's for the stated purpose would have been deemed obvious to an artisan skilled in the art.

6. Claims 6 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kameya (U.S. Patent No. 4,829,272) in view of Park (U.S. Patent No. 6,219,397).

Page 4

With respect to claims 6 and 13, Kameya discloses all of the claimed limitations as expressly recited in claims 1 and 7 except for the voltage-controlled capacitor is a P+/N well junction voltage-controlled capacitor.

Park discloses, in column 6, lines 59-60, a p+/n-well junction voltage controllable capacitor.

It would have been obvious to one of ordinary skill in the art at the time of the invention to configure an apparatus for phase delaying with a P+/N well junction voltage-controlled capacitor as taught by Park in order to achieve a large tuning range since such circuit arrangement with the P+/N well junction voltage-controlled capacitor for the stated purpose has been a well known practice as evidenced by the teachings of Park (see Park, col. 6, lines 59-60).

Citation of Relevant Prior Art

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Prior art Miller (U.S. Patent No. 6,816,031) discloses an adjustable delay transmission line.

Prior art Higuchi et al. (U.S. Patent No. 6,637,008) discloses, in Fig. 38, a data transmission circuit with variable capacitance elements and a DAC.

Application/Control Number: 10/710,175 Page 5

Art Unit: 2816

Inquiry

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Linh M. Nguyen whose telephone number is (571) 272-1749. The examiner can normally be reached on Alternate Mon, Tuesday - Friday from 7:00 to 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

LINH MY NGUYEN